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SATU 0.13-µm CMOS PADANAN MASUKAN DAN HINGAR SERENTAK 
DENGAN KEKANGAN KUASA PENGUAT HINGAR RENDAH BOLEH 
KONFIGURASI SEMULA BAGI APLIKASI MUDAH ALIH BERBILANG 
PIAWAIAN 0.9, 1.8 DAN 2.1 GHz 
ABSTRAK 
 
Industri komunikasi tanpa wayar sedang mengalami pertumbuhan yang luar biasa. 
Sebelum ini, penerima berbilang piawaian telah direka dalam seni bina yang selari 
untuk menampung berbilang piawai. Walaubagaimanapun, untuk setiap laluan, 
kawasan bentangan yang besar membuatkan kos fabrikasi meningkat. Sebagai 
tindakbalas terhadap permintaan untuk bahagian hadapan tanpa wayar yang berkos 
rendah dan berprestasi lebih tinggi, banyak kajian intensif pada CMOS frekuensi 
radio (RF ) litar bahagian hadapan telah dijalankan. Projek ini menggabungkan 
laluan-laluan selari tersebut kepada kaedah penerima tanpa wayar laluan tunggal. 
Matlamat utama adalah untuk meminimumkan “trade-off” atau mencapai 
keseimbangan antara prestasi tinggi, saiz yang lebih kecil dan kos rendah pada reka 
bentuk penggunaan kuasa yang rendah. Sasaran projek ini adalah untuk mereka 
bentuk penguat hingar rendah (LNA) berbilang piawaian bagi tiga piawai operasi 
jalur frekuensi. Bagi mendemonstrasi keberkesanan teknik, satu reka bentuk LNA 
laluan tunggal berbilang piawaian menggunakan konsep pensuisan telah 
dilaksanakan. Reka bentuk boleh memilih jalur frekuensi operasi dengan 
mengalihkan suis yang digunakan di rangkaian padanan masukan dan keluaran. Satu 
LNA berbilang piawaian dengan topologi Padanan Masukan dan Hingar Serentak 
dengan Kekangan Kuasa (PCSNIM) telah dilaksanakan bagi tujuan ini. LNA 
beroperasi pada frekuensi 0.9 , 1.8 dan 2.1 GHz. Oleh itu, reka bentuk piawai tanpa 
xvii 
 
wayar adalah bagi aplikasi GSM900 , DCS1800 dan W-CDMA. Reka bentuk ini 
telah dilaksanakan pada proses CMOS 0.13-µm 8-lapisan logam. LNA berbilang 
piawaian mempamerkan nilai angka hingar (NF) serendah 1.72 dB pada 1.8 GHz dan 
1.85 dB pada 2.1 GHz. Gandaan adalah dalam julat 10 ke 11 dB. Titik pintasan tertib 
ketiga (IIP3) adalah setinggi 0.2 dBm (pada 1.8 GHz), -1 dBm (pada 2.1 GHz) dan -2 
dBm (pada 0.9 GHz). Manakala titik mampatan 1 dB pula adalah -12.2 dBm (pada 
0.9 GHz), -11.5 dBm (pada 1.8 GHz) dan -11 dBm (pada 2.1 GHz). Jumlah 
penggunaan kuasa untuk reka bentuk ini adalah 7.42 mW dengan bekalan voltan 
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The wireless communication industry is experiencing tremendous growth. Previous-
ly, multi-standard receivers were designed using parallel architecture to accommo-
date multiple standards. However, for each path, the area consumption is high which 
increases cost of fabrication. Responding to the demand for a low-cost and high per-
formance wireless front-end, many intensive researches on CMOS radio-frequency 
(RF) front-end circuits have been carried out. This project merges the parallel paths 
into a single path wireless receiver. The ultimate goal is to minimize the trade-off 
between high performance, smaller size and low-cost at low power consumption de-
sign. The target of this project is to design a multi-standard low noise amplifier 
(LNA) for three standards frequency bands. To demonstrate the effectiveness of the 
design technique, an LNA design is presented for multi-standard single path LNA 
with the switching concept. The design can select operating frequency band by 
switching the switches which are adopted at the input and output matching network. 
A multi-standard Power Constrained Simultaneous Noise and Input Matching 
(PCSNIM) topology was implemented. The multi-standard LNA is operated at 0.9, 
1.8 and 2.1 GHz frequencies. The design covers wireless standards of GSM900, 
DCS1800 and W-CDMA applications. The design was implemented on 0.13-µm 8-
metal CMOS process. The multi-standard LNA shows the noise figure (NF) as low 
as 1.72 dB at 1.8 GHz and 1.85 dB at 2.1 GHz. The gain is in the range 10 up to 11 
dB. The third order intercept point (IIP3) is 0.2 dBm (at 1.8 GHz), -1 dBm (at 2.1 
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GHz) and -2 dBm (at 0.9 GHz) while IP1dB
 
 compression point is -12.2 dBm (at 0.9 
GHz), -11.5 dBm (at 1.8 GHz) and -11 dBm (at 2.1 GHz). The power consumption 





In the past decade, wireless communication systems have been evolving increasingly,
growing rapidly and has high demand in market. The functionality of RF transceiver
increase as RF designers pursue cost-effective multi-standard transceivers. Recent de-
velopments in wireless communication have new requirements on wireless transceivers.
It is desirable to provide multi-band transceiver where wireless standards can operate
simultaneously to extend its functionalities (Hashemi, 2002). Various communication
standards have to be adopted to accommodate different needs depending on their data
rate, bandwidth, operating range and carrier frequency. The key block of a multi-band
multi-standard receiver is the low-noise amplifier (LNA). The easiest way is to em-
ploy several parallel passages to accommodate the different communication standard.
There are different architectures that have been proposed to realize the goal. However,
the requirement for a very large design area if the receiver is to be implemented on a
single chip. The major drawback would also result in higher production cost. A block
diagram of parallel architecture is shown in Figure 1.1.
The parallel architecture, shown in Figure 1.1, utilizes several single-band archi-
tectures that are placed in parallel. Each LNA is designed to receive one of the desired
bands. The advantage of this architecture is low power consumption. However, for
each path, the area consumption is high, which increases the cost of the chip for fab-
1
rication. One of the challenges for the parallel architecture design is to reduce the
area.
 
Figure 1.1: Block diagram of a multi-band receiver using parallel architecture. (El-
Nozahi, 2010).
To overcome the large consumption problem, an architecture that should be more
desirable with parallel architecture multi-standard receiver. This architecture can cover
various standards with just one single LNA, compared to the previous architecture that
uses one LNA for each single standard. Less number of devices leading to a system



















In a multiband LNA, the RF front-end has to cover a huge range of different carrier
frequencies to incorporate all the standards. Some front-end needs either wideband
LNA (Knapp, 2001), a narrowband LNA with multiple passbands or known also as
concurrent LNA (Hashemi, 2002), concurrent with two stages design and wideband
multimode (Aravint, 2015) or a tunable LNA (Andersson, 2002).
Concurrent LNAs with multiple passbands are only suitable where the passbands
are well separated and not more than two. Tunable LNAs are very attractive but hard
to design for a large tuning range (Andersson, 2005). The wideband LNA can receive
multiple bands of interest, however, it requires higher consideration on the tradeoff be-
tween power, area and sensitivity. The high linearity requirement make it unattractive.
Concurrent with two stages; common-gate (CG) and common source (CS) and wide-
band miltimode can achieve good matching, gain and compression point but the NF is
too high up to 8.5 dB (Aravint, 2015).
Tunable LNA which is also known as reconfigurable LNA, can dynamically change
its configuration to achieve a different band. By tuning the switches ON/OFF, the LNA
can alter between two operating frequencies bands. For this LNA architecture, the
number of switchable or tunable components should be limited; otherwise, the per-
formance of the LNA may be deteriorated because of the parasitic parameters intro-
duced by CMOS switches. Furthermore, this topology is generally suitable for narrow
band applications. Band selection of the LNA is realize by an inductor tuning circuit.
Compared with concurrent LNAs, it can be continuously tuned and is preferred for
applications with a large number of frequency bands.
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